



# Verilog class 1

# NAND



||




# NAND: Behavior(行爲)



The screenshot shows a window titled 'C:/verilog\_pgm/example/xnand.v'. The menu bar includes 'layout', 'Window', and 'Help'. The toolbar contains icons for file operations like Open, Save, and Close, along with a search field labeled 'Contains' and a pencil icon. The code area displays the following Verilog module definition:

```
1 module xnand(a, b, c);
2     input a, b;
3     output c;
4     assign c = ~ (a & b);
5 endmodule
6
```

# NAND: Structure(結構)



The screenshot shows a window titled "C:/verilog\_pgm/example/xnand\_1.v" containing Verilog code. The code defines a module named xnand\_1 with two inputs (a, b) and one output (c). It uses an intermediate wire tmp to perform an AND operation on inputs a and b, and then applies a NOT operation to the result to produce output c.


```
ln #
1 module xnand_1(a, b, c);
2     input a, b;
3     output c;
4     // wire tmp;
5     and (tmp, a, b);
6     not (c, tmp);
7 endmodule
```

# 運算子(Operators)


Arithmetic Operators	+, -, *, /, %
Relational Operators	<, <=, >, >=
Logical Equality Operators	==, !=
Case Equality Operators	====, !=!=
Logical Operators	!, &&,
Bit-Wise Operators	~, &,  , ^(xor), ~^(xnor)
Unary Reduction Operators	&, ~&,  , ~ , ^, ~^
Shift Operators	>>, <<
Conditional Operators	? :
Concatenation Operator	{ }
Replication Operator	{ { } }

# Home Work #1


- 使用 or 開建構 nor
- 使用Simulation驗證電路正確



||




# One bit adder



$$\text{sum} = a \otimes b \otimes \text{ci}$$

$$\text{cout} = a \cdot b + a \cdot \text{ci} + b \cdot \text{ci}$$

# One bit adder: Behavior(行爲)




The screenshot shows a code editor window with a blue header bar containing the path "C:/verilog\_pgm/example/addbit.v" and a file icon. The main area displays the following Verilog code:

```
ln #  
1 module addbit(a, b, ci, sum, cout);  
2     input a,b,ci;  
3     output sum,cout;  
4     assign {cout, sum} = a + b + ci;  
5 endmodule
```

# One bit adder: Structure(結構)

```
h C:/verilog_pgm/example/addbit_1.v
ln #
1 module addbit_1(a, b, ci, sum, cout);
2     input a,b,ci;
3     output sum,cout;
4     xor(sum, a, b, ci);
5     and (tmp1, a, b),
6           (tmp2, a, ci),
7           (tmp3, b, ci);
8     or (cout, tmp1, tmp2, tmp3);
9 endmodule
```

# Two bit adder



# Two bit adder: Behavior(行爲)

```
[h] C:/verilog_pgm/example/add_2_bits.v
ln #
1   module add_2_bits(a, b, ci, cout, sum);
2     input[1:0] a,b;
3     input ci;
4     output[1:0] sum,cout;
5     assign {cout[0], sum[0]} = a[0] + b[0] + ci;
6     assign {cout[1], sum[1]} = a[1] + b[1] + cout[0];
7   endmodule
```

# Two bit adder : Structure(結構)

```
[h] C:/verilog_pgm/example/add_2_bits_1.v
ln # |
```

```
1  include addbit.v;
2  module add_2_bits_1(a, b, ci, cout, sum);
3      input[1:0] a,b;
4      input ci;
5      output[1:0] sum,cout;
6      addbit u1(a[0], b[0], ci, sum[0], cout[0]);
7      addbit u2(a[1], b[1], cout[0], sum[1], cout[1]);
8  endmodule
9
```

# HW#2

- 建構 4位元加法器
- 使用Simulation驗證電路正確