


## 第 1 講 edaplayground 平台使用

### 1. 參考文獻:

- Online Verilog Simulator: edaplayground 教學:  
<https://www.youtube.com/watch?v=f9uwtAax4v0&t=249s>
- 金門大學陳鍾誠老師電子書: <http://ccckmit.wikidot.com/ve:main>

### 2. edaplayground: <https://www.edaplayground.com/>

- 介面



例題 1: Hello

```
module Hello;
initial begin
    $display("Hello!");
    #10 $finish;
end
endmodule
```

複製例題 1 內容，貼到 “testbench.sv”，如下圖

- 執行

執行

EDA playground

Run Save Copy New support email is support@edaplayground.com

Brought to you by DOULOS

Languages & Libraries

Testbench + Design

System/Verilog/Verilog

UVM / OVM

None

Other Libraries

None

OVL 2.8.1

SVUnit 2.11

Tools & Simulators

Icarus Verilog 0.9.7

Compile Options

-Wall

Run Options

Run Options

Open EPWave after run

Show output file after run

Download files after run

testbench.sw

```

1 // Code your testbench here
2 // or browse Examples
3 module Hello;
4
5 initial begin
6     $display("Hello!");
7     #10 $finish;
8 end
9 endmodule
10

```

SV/Verilog Testbench

Log Share

hello 0 views and 0 likes

print: "hello"

選擇  
編譯  
器

檔名

文字說明

EDA playground

Run Save Copy New support email is support@edaplayground.com

Brought to you by DOULOS

Languages & Libraries

Testbench + Design

System/Verilog/Verilog

UVM / OVM

None

Other Libraries

None

OVL 2.8.1

SVUnit 2.11

Tools & Simulators

Icarus Verilog 0.9.7

Compile Options

-Wall

Run Options

Run Options

Open EPWave after run

Show output file after run

Download files after run

testbench.sw

```

1 // Code your testbench here
2 // or browse Examples
3 module Hello;
4
5 initial begin
6     $display("Hello!");
7     #10 $finish;
8 end
9 endmodule
10


```

SV/Verilog Testbench


Log Share


[2024-03-02 02:11:36 UTC] iverilog -Wall' design.sv testbench.sv -66 unbuffer vvp a.out  
Hello!  
Done

- 存檔



- 雲端取檔





隨後取回 “hello.sv” 檔案

## 例題 2. xor

```
module xor_test;
  reg a, b;
  wire c;

  xor xor1(c, a, b);

  initial
  begin
    a = 0;
    b = 0;
  end

  always #50 begin
    a = a+1;
  end

  always #100 begin
    b = b+1;
  end
end
```

```


always @(a or b) begin
    $display("a=%d b=%d c=%d", a, b, c);
end

initial #2000 $finish;

endmodule

```

複製例題 2 內容， 貼到 “testbench.sv” 如下圖， 並執行



使用圖形顯示， 加上以下文字，

```

initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
end

```

並勾選 **Open EPwaves after run** 選項後按下 **run**， 如下圖所示，

按下

The screenshot shows the EDA Playground web interface. On the left, there are configuration panels for 'Languages & Libraries' and 'Tools & Simulators'. The 'Tools & Simulators' panel has a red checkmark next to the 'Icarus Verilog 0.9.7' option. The main editor contains Verilog code for a testbench. A red bracket highlights lines 29-34, which include an 'initial' block that calls '\$dumpfile' and '\$dumpvars'. Below the code editor is a 'Log' window showing the simulation output, including the text 'Opening EPWave...' and 'Done'.

```
11 a = 0;
12 b = 0;
13 end
14
15 always #50 begin
16   a = a+1;
17 end
18
19 always #100 begin
20   b = b+1;
21 end
22
23 always @(a or b) begin
24   $display("a=%d b=%d c=%d", a, b, c);
25 end
26
27 initial #2000 $finish;
28
29 initial begin
30   $dumpfile("dump.vcd");
31   $dumpvars(1);
32 end
33
34 endmodule
```

Log output:  
a=0 b=1 c=1  
a=1 b=1 c=0  
a=0 b=0 c=0  
a=1 b=0 c=1  
a=0 b=1 c=1  
a=1 b=1 c=0  
a=0 b=0 c=0  
Finding VCD file...  
./dump.vcd  
[2024-03-02 03:28:27 UTC] Opening EPWave...  
Done

The screenshot shows the EPWave simulation waveform viewer. The top bar includes 'From: 0s' and 'To: 3.000ns'. Below the time axis, there are three signal waveforms labeled 'a', 'b', and 'c'. The 'a' signal is a square wave that toggles between 0 and 1. The 'b' signal is a square wave that toggles between 0 and 1 at a slower rate than 'a'. The 'c' signal is a square wave that toggles between 0 and 1 at a rate similar to 'a'. The time axis is marked with values from 0 to 3.000ns in increments of 0.200ns.

## 作業 1-1: 4 bit adder

```
module fulladder (input a, b, c_in, output sum, c_out);
wire s1, c1, c2;

xor g1(s1, a, b);
xor g2(sum, s1, c_in);
and g3(c1, a,b);
and g4(c2, s1, c_in) ;
xor g5(c_out, c2, c1) ;

endmodule

module adder4(input signed [3:0] a, input signed [3:0] b,
input c_in, output signed [3:0] sum, output c_out);
wire [3:0] c;

fulladder fa1(a[0],b[0], c_in, sum[0], c[1]) ;
fulladder fa2(a[1],b[1], c[1], sum[1], c[2]) ;
fulladder fa3(a[2],b[2], c[2], sum[2], c[3]) ;
fulladder fa4(a[3],b[3], c[3], sum[3], c_out) ;

endmodule
```

-----  
以上請複製貼上網頁 [edaplayground](#) 右側 “design.sv”

以下文字請複製貼上 左側 “testbench.sv”

```
-----  
//testbench  
module main;  
reg signed [3:0] a;  
reg signed [3:0] b;  
wire signed [3:0] sum;  
wire c_out;  
  
adder4 DUT (a, b, 1'b0, sum, c_out);
```

```
initial
begin
  a = 4'b0101;
  b = 4'b0000;
end

always #50 begin
  b=b+1;
  $monitor("%dns monitor: a=%d b=%d sum=%d", $stime, a, b,
sum);
end

initial #1000 $finish;

endmodule
```

- (1) 請執行上述程式，將結果貼到作業報告中，
- (2) 若要產生輸出波形，請問應如何修改，並將結果貼到作業報告中。