第1講 edaplayground 平台使用

1. 參考文獻:

• ^ _

- Online Verilog Simulator: edaplayground 教學: <u>https://www.youtube.com/watch?v=f9uwtAax4v0&t=249s</u>
- 金門大學陳鍾誠老師電子書: <u>http://ccckmit.wikidot.com/ve:main</u>
- 2. edaplayground: https://www.edaplayground.com/

trough to you to A DOULOS	Andrews as (2)		ANY B	
Languages & Librarias Technerich + Design feature/anglening uver cover Uver cover Uver cover Uver cover Other Librarias O Note Design (ver	17/ Ende year tentlands have	Britaning Remerini	///.code-paser incringe laws	Whiting Dec
Community Colonnae Colonnae	eLog <8hore	uller, jærgene with the felt can view) - w e	a Ty	

```
例題 1: Hello
module Hello;
initial begin
   $display("Hello!");
   #10 $finish;
end
endmodule
```

複製例題 1 內容, 貼到 "testbench.sv",如下圖



執行



EDA	nd	🛛 Run	/ Save	순) Copy	New supp	ort email is					
Brought to you by	1	testhend	tar 🕀							designer	
Languages & Ibraries Testbench + Design System/Venlog/Venlog UVM / OVM None Other Libraries Nooe OVL 2.8.1 SYUNit 2.11	an state of the st	t // Code your testhench here 2 // or browse Examples 3 module Hello; 4 5 initial begin 5 &display("Hellol"): 7 #10 Sfinish; 8 end 5 endmodule					SV/Ventiog Teattwinch				
Enable TL-Veniog 0 Enable Easier UVM 0 Enable VUbit 0 Tools & Simulators	0										
Icarus Venlog 0.9.7	٣	Conceptor 1									
Compile Options		arog	450	are							
Wall		12024	03-02-02	:11:56 97	c] iverilo	g wall	destign-sv	testbench.s	v & unbuffer	vvp a.out	
Run Options		Hellot									
Run Options		Done									

● 存檔

Bedlevik av		Anage ar	
<pre>// Code your testbooch here // or honose Examples podule Hello; initial begin deixplay("polla("); f ello Sfinish; e endouosle </pre>	SW/desing Textsmeth	1 // Code your destips here	
- 先選擇			
Share			再存檔
eLog <share< td=""><td></td><td></td><td></td></share<>			
🗹 f in 🖉 India	D views and D likes I	Private (only you can view)	Save
B / H 44 🖂 🗏 🗣 🔹 O			

● 雲端取檔

	☆ 0	Ċ 🛛 🖉		點墼
asuring size of 😏 Conics 影像全檢儀 🛛 S	未命名1	» 🗌 🗅 🖻	所有書籤	
	🕈 😧 🛷 Play	rgrounds - 🛛 🛛	Profile •	
		Profile		
Iode your design here		Logout		
・ ・	087) The Fastest AI Ch v/user/626074 fBp中心 〇 환호를	ip in 1 ×	8) Verilog code f 启道部 CNC五际。	
Your Playgrounds	Published F	laygrounds	<u>User Pr</u>	
Your Details				
Vaux account is not unlideted. If us	ou wich to wea comm	veial cimulatore, uou o	aad a validatad	



隨後取回"hello.sv"檔案

```
例題 2. xor
module xor test;
reg a, b;
wire c;
xor xor1(c, a, b);
initial
begin
 a = 0;
 b = 0;
end
always #50 begin
 a = a+1;
end
always #100 begin
 b = b+1;
end
```

```
always @(a or b) begin
  $display("a=%d b=%d c=%d", a, b, c);
end
initial #2000 $finish;
```

endmodule

複製例題 2 內容, 貼到 "testbench.sv" 如下圖,並執行



使用圖形顯示,加上以下文字,

initial begin

\$dumpfile("dump.vcd");

\$dumpvars(1);

end

並勾選 Open EPwaves after run 選項後按下 run,如下圖所示,



EDA	(a) Run	.e.simm	de Capy	Note the	esport and	alas.										2	0	📌 Playgrounds -	O Profil
EPWave																			<u> </u>
From: On		Te: 2,000			1.														
Get Signals Radix •	Q	Q 1005		H	1 358	~	¥.	ж											
li Barrana		No. of Concession, Name		COLUMN 1		L. Constant	Town		Vice of State	3,000	THE STORE	1-1P	STATES.	L'ann	COLUMN TWO IS	1,000	-	A. 1 1.90	Constant of the
e 1			1	1									1	Į.					

作業 1-1: 4 bit adder

```
module fulladder (input a, b, c_in, output sum, c_out);
wire s1, c1, c2;
xor g1(s1, a, b);
xor g2(sum, s1, c_in);
and g3(c1, a,b);
and g4(c2, s1, c_in) ;
xor g5(c_out, c2, c1) ;
endmodule
module adder4(input signed [3:0] a, input signed [3:0] b,
input c_in, output signed [3:0] sum, output c_out);
wire [3:0] c;
fulladder fa1(a[0],b[0], c_in, sum[0], c[1]) ;
fulladder fa2(a[1],b[1], c[1], sum[1], c[2]) ;
fulladder fa3(a[2],b[2], c[2], sum[2], c[3]) ;
fulladder fa4(a[3],b[3], c[3], sum[3], c_out) ;
```

endmodule

以上請複製貼上網頁 edaplayground 右側 "design.sv"

以下文字請複製貼上 左側 "testbench.sv"

//testbench

```
module main;
reg signed [3:0] a;
reg signed [3:0] b;
wire signed [3:0] sum;
wire c_out;
```

adder4 DUT (a, b, 1'b0, sum, c_out);

```
initial
begin
  a = 4'b0101;
  b = 4'b0000;
end
always #50 begin
  b=b+1;
  $monitor("%dns monitor: a=%d b=%d sum=%d", $stime, a, b,
sum);
end
initial #1000 $finish;
endmodule
```

- (1) 請執行上述程式,將結果貼到作業報告中,
- (2) 若要產生輸出波形,請問應如何修改,並將結果貼到作業報告中。